

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/628,580	07/29/2003	Hiroyuki Abe	108066-00092	4127
4372	7590 10/20/2005		EXAMINER	
ARENT FO	<del>-</del>	TRA, ANH QUAN		
1050 CONNECTICUT AVENUE, N.W. SUITE 400			ART UNIT	PAPER NUMBER
WASHINGT	ON, DC 20036	2816		
			DATE MAILED: 10/20/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		A 12				
Office Action Summary		Application No.	Applicant(s)			
		10/628,580	ABE ET AL.			
Office Ac	uon Summary	Examiner	Art Unit			
The MAIL INC.	DATE FULL	Quan Tra	2816			
Period for Reply	DATE of this communication app	ears on the cover sheet with the	correspondence address			
THE MAILING DATE  - Extensions of time may be after SIX (6) MONTHS from the period for reply specifive from the period for reply is specified. If NO period for reply within the sample from the sample from the from the sample from the fro	OF THIS COMMUNICATION. available under the provisions of 37 CFR 1.1: in the mailing date of this communication. fied above is less than thirty (30) days, a replyicified above, the maximum statutory period vet or extended period for reply will, by statute	Y IS SET TO EXPIRE 3 MONTH 36(a). In no event, however, may a reply be ti y within the statutory minimum of thirty (30) da vill apply and will expire SIX (6) MONTHS fror , cause the application to become ABANDON g date of this communication, even if timely file	imely filed  sys will be considered timely.  m the mailing date of this communication.  ED (35 U.S.C. & 133).			
Status						
1) Responsive to	communication(s) filed on 12 A	ugust 2005.				
2a) This action is F		action is non-final.				
3)☐ Since this appl	application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accor	dance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.			
Disposition of Claims						
4)⊠ Claim(s) <u>1,4,5,</u>	7 and 9-16, 18-28 is/are pendin	g in the application.				
	<ul> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5)⊠ Claim(s) <u>18-28</u> is/are allowed.</li> <li>6)⊠ Claim(s) <u>1,4,5,7,9,10 and 12-16</u> is/are rejected.</li> <li>7)⊠ Claim(s) <u>11</u> is/are objected to.</li> </ul>					
5)⊠ Claim(s) <u>18-28</u>						
8) Claim(s)	are subject to restriction and/o	r election requirement.				
Application Papers			,			
	n is objected to by the Examine					
10)☐ The drawing(s)	10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
		drawing(s) be held in abeyance. Se	` ,			
		ion is required if the drawing(s) is of				
ii)∟ The bath or ded	laration is objected to by the Ex	aminer. Note the attached Office	e Action or form PTO-152.			
Priority under 35 U.S.C.	§ 119					
a) ☐ All b) ☐ So 1. ☐ Certified 2. ☐ Certified 3. ☐ Copies o	me * c) None of:  copies of the priority documents  copies of the priority documents	s have been received in Applicat ity documents have been receiv	tion No			
		of the certified copies not receive	ed.			
Attachment(s)						
1) Notice of References Cite		4) Interview Summary	/ (PTO-413)			
2)	Patent Drawing Review (PTO-948) atement(s) (PTO-1449 or PTO/SB/08)	Paper No(s)/Mail D 5) Notice of Informal F	Pate Patent Application (PTO-152)			
Paper No(s)/Mail Date _	e	6) Other:	, , , , , , , , , , , , , , , , , , ,			

Art Unit: 2816

#### **DETAILED ACTION**

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 08/12/05 has been entered.

### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1, 4, 5, 7, 9, 10 and 12-14 are rejected under 35 U.S.C. 102(e) as being anticipated by Huard et al. (US 2003/0206050).

As to claim 1, Huard et al. discloses in figure 6 a semiconductor integrated circuit comprising: an internal supply voltage generation circuit (14) which generates an internal supply voltage (Vcc) by decreasing an external supply voltage (output of 12), a supply voltage monitoring circuit (64) which monitors a level of the internal supply voltage: a clock control circuit (22, 66) which generates an internal clock (CLK) having a frequency controlled in accordance with an operation speed of the internal circuit and provides the generated internal clock to the internal circuit: and a voltage control circuit (70, 68) which controls the level of the

Application/Control Number: 10/628,580

Art Unit: 2816

internal supply voltage generated by the internal supply voltage generation circuit to become a level corresponding to the frequency of the internal clock; wherein the clock control circuit increases the frequency of the internal clock to a first frequency from a second frequency lower than the first frequency, after the supply voltage monitoring circuit detects the level of the internal supply voltage is increased to a level corresponding to the first frequency, and wherein the supply voltage monitoring circuit (64) outputs an internal reset signal (Vnow) when the level monitored by the supply voltage monitoring circuit becomes lower than a predetermined minimum level.

As to claim 4, figure 6 shows that the internal clock is controlled to have a the first frequency, the internal supply voltage is controlled to have a first voltage, and when the internal clock is controlled to have a the second frequency the internal supply voltage is controlled to have a second voltage which is lower than the first voltage (Paragraph [0026-0027]).

As to claims 5 and 7, figure 6 shows that the controlled voltage level of the internal supply voltage is set higher than the minimum voltage level, over which the internal circuit is operational at each frequency of the internal clock.

As to claim 9, figure 6 shows that when the internal supply voltage is controlled to increase from the second voltage to the first voltage, the frequency of the internal clock is controlled to change from the second frequency to the first frequency after increasing the internal supply voltage generated by the internal supply voltage generation circuit to the first voltage is ascertained to complete.

As to claim 10, figure 6 shows that no supply voltage is generated in the standby mode. Therefore, it is inherent that when the internal circuit is controlled to set into standby mode, the

Application/Control Number: 10/628,580 Page 4

Art Unit: 2816

internal supply voltage generation circuit suspends generation of the internal supply voltage.

As to claim 12, figure 6 shows when turning on power, the internal supply voltage is controlled to have a maximum level of the internal supply voltage-level (optional mode).

As to claim 13, figure 6 shows that in accordance with a program executed by a CPU (circuit, not shown, that controls circuit 72) in the internal circuit, the frequency of the internal clock generated by the clock control circuit is controlled, and further the level of the internal supply voltage level generated by the internal supply voltage generation circuit is controlled.

As to claim 14, figure 6 shows that the executed program determines an operation is performed in either a high-speed operation mode (optional mode) or a low-speed operation mode, and when determined as being in the high-speed operation mode, the frequency of the internal clock is controlled to be higher, and also the internal supply voltage is controlled to be higher, while when in the low-speed operation mode (low power mode), the frequency of the internal clock is controlled to be lower, and also the internal supply voltage is controlled to be lower.

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Huard et al. (US 2003/0206050) in view of Clark et al. (USP 6664775) (previously cited).

Application/Control Number: 10/628,580 Page 5

Art Unit: 2816

Huard et al.'s figure 6 fails to shows a first register which supplies a voltage control signal to the internal supply voltage generation circuit, and a second register which supplies an operation mode signal to the clock control circuit, wherein the CPU modifies data stored in at least either one of the first register and the second register, depending on the executed program. However, Clark et al.'s figure 1 shows circuit using control register (41) to control voltage regulator and clock circuits. Therefore, it would have been obvious to one having ordinary skill in the art to use registers to control Huard et al.'s voltage regulator and clock generator for the purpose of improving the circuit performance. It is also seen as an intended use to use CPU to set value in the newly added registers.

5. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Huard et al. (US 2003/0206050) in view of He et al. (USP 6545627).

Huard et al. teaches that circuit 64 can include A/D converter [0028]. Huard et al. fails to teach the detail of the A/D converter. However, he et al.'s teaches an A/D converter with the benefit of less die area and fast conversion time. Therefore, it would have been obvious to one having ordinary skill in the art to use He et al.'s A/D converter for Huard et al.'s sensor 64 for the purpose of saving space and improving circuit speed. Thus, the modified Huard et al.'s figure 6 shows that the supply voltage monitoring circuit has a supply voltage detection register (He et al.'s 130) which stores data indicating the level monitored by the supply voltage monitoring circuit, and the clock control circuit changes the internal clock in accordance with the data stored in the supply voltage detection register.

## Allowable Subject Matter

Claims 18-28 are allowed.

Application/Control Number: 10/628,580 Page 6

Art Unit: 2816

## Response to Arguments

6. Applicant's arguments have been fully considered but they are not persuasive.

Predetermined minimum level may be any level. Paragraph [0028] also teaches that the voltage sensor outputs multi-bit binary signals. It is inherent that the binary signals will turn off at least one element in circuits 66 and 70. Thus, the signal that causes the turn-off is considered as the

reset signal.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (tolk-free).

QUAN TRA
PRIMARY EXAMINER
ART UNIT 2816

October 18, 2005